Abstract: This paper presents a modularized buck-boost and series LC converter (BBSLCC) circuit for series battery equalizers. The proposed topology has numerous advantages. First, the number of switches in the equalizer is equal to the number of the battery cells needs to be balanced in the string. This is so called one-switch-per-cell, which is a great advantage over the traditional buck-boost converter, since it requires almost twoswitch-per-cell to balance. Second, unlike many other existing one-switchper-cell equalizers, the proposed circuit has the advantage in the modularization design and low voltage stress requirement on the switches. Third, the peak current of the balancing capacitor are suppressed by the synchronous phase-shift controller (SPSC) which can be easily implemented by sensing the zero crossing of the LC resonant current. By using the proposed controller, the speed of the battery equalizing process is also accelerated. In this paper, the proposed topology is first presented, and the operating principle is illustrated. Afterwards, the phase-shift time and the transferred energy of the BBSLCC circuit are calculated to demonstrate the proposed control strategy details. The relationships between the phase-shift time and other circuit parameters such as the inductance and the capacitance are also analyzed. The simulation results and the experimental results are finally demonstrated and verified the theoretical analysis on the performance of the proposed BBSLCC circuit.
Introduction
The technology of the battery equalizing is indispensable to be used to guarantee the system safety and to extend the battery lifetime. Many non-dissipative schemes for higher efficiency were proposed in literature [1, 2, 3, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14] . However, in most of the schemes, the costs are relatively high because each battery cell needs two or more electrical switches [2, 5, 7, 9, 10, 11, 13] . Or the voltage tolerance of each switch is high when the switch is connected to series battery cells [3, 5, 14, 15] , or much more diodes and capacitors are used [4, 12] , and are not able to do modularization either.
A balancing circuit which combines the buck-boost converter and the Cuk converter [1] was previously proposed (as shown in Fig. 1 ) to balance the high voltage series connected battery cells. The number of switches is the same as the number of the battery cells. The voltage stress of the active switches is only two times of the single cell voltage. Meanwhile, the battery equalizer circuit along with the battery cells can be easily added into or removed from the battery string, which gives much more flexibility for the end users.
However, the balancing capacitor C in Fig. 1 acts as a switching capacitor, resulting in the large charging and discharging currents, shown as i r in Fig. 2 . Therefore, this kind of battery balancing circuit requires high current tolerance switches and capacitors which increase the cost.
To reduce the peak charging and discharging current to the balancing capacitor, a modularized balancing circuit which combines a buck-boost and series LC converter (BBSLCC) circuit with the synchronous phase-shift controller (SPSC) for series battery equalizing to support high voltage series connected battery cells is proposed in this paper. In addition to the benefits of the previously proposed buck-boost + Cuk converter [1] , the SPSC module is used to accelerate the equalizing speed comparing with the controller without phase-shift function. The switch number is the same as the battery cell number. And the voltage stress of the Fig. 1 . The circuit configuration of the buck-boost + Cuk converter [1] switches is only two times of the single cell voltage. Meanwhile, the battery cells can be easily added into or removed from the battery string, which gives much more flexibility for the end users.
2 Proposed buck-boost and series resonance converter circuit
Circuit configuration
To analysis the operation principles of BBSLCC, a 4-cell battery pack is taken as an example as shown in Fig. 3 . It can be divided into the upper group (B1 and B2) and the lower group (B3 and B4). All the switches (S1 to S4) adopt the 50% duty cycles. The SPSC module is used to accelerate the speed of the energy transferring between the two battery cell groups. The inductor is used to suppress the peak transferred current and ameliorate EMI issues. In this paper, the series LC resonant frequency is denoted by f r , and the switching frequency is denoted by f SW . f SW should be greater than f r to ensure that the series LC circuit is acting as the inductive impedance. The following analysis is based on the assumption that ðV 1 þ V 2 Þ > ðV 3 þ V 4 Þ, where V 1 to V 4 is the voltage of the battery cells B1 to B4, respectively. f r can be calculated by Equation (1):
where L r is the inductance value and C r is the capacitance value. In stage I (from t 0 to t 1 ): S 1 and S 3 are turned on, while S 2 and S 4 are turned off. The series LC circuit (SLCC) is connected to battery B 1 and B 2 . Therefore, C r is charged by B1 and B2, and i r begins to increase from zero. In this stage, energy is transferred from B1 and B2 to L r and C r .
In stage II (from t 1 to t 2 ): S 2 and S 3 are turned on, while S 1 and S 4 are turned off. SLCC is shortly connected through S 2 and S 3 . Therefore, C r is charged by L r , and i r decreases to zero. In this stage, energy is transferred from L r to C r . ; V r is the voltage across the series LC circuit; ir is the current through L r ; V c is the voltage across C r ; i L1 is the current through L1; t 0 ¼ 0;
In stage III (from t 2 to t 3 ): S 2 and S 4 are turned on, while S 1 and S 3 are turned off. SLCC is connected to B3 and B4. Therefore, B3 and B4 are charged by C r , and i r begins to decrease from zero. In this period, energy is transferred from C r to B3, B4 and L r .
In stage IV (from t 3 to t 4 ): S 1 and S 4 are turned on, while S 2 and S 3 are turned off. SLCC is connected to the entire battery pack. Therefore, B1, B2, B3 and B4 are charged by L r and C r , and i r increases from negative value to zero. In this period, the energy is transferred from L r and C r to B1, B2, B3 and B4.
Synchronous phase-shift control scheme
One easy way to sample the LC current i r is to use a sampling resistor R and a comparator series connected in SLCC. The scheme is shown in Fig. 6 .
The resistance of R should be limited to several milliohms to avoid consuming too much power. As described in Section 2.2, in stage IV (from t 3 to t 4 ), S 1 is turned on and S 3 is turned off, and i r is below zero according to Fig. 5 , so the output of the comparator keeps low level. In this period, S 3 keeps off and i r keeps increasing. When i r is greater than zero, the output of the comparator turns high level, and S 3 is turned on immediately. The time between the rising edge of S 1 and S 3 is regarded as the phase shift time. Similarly, in stage II (from t 1 to t 2 ), S 1 is turned off and S 3 is turned on, and i r is greater than zero, so the output of the comparator keeps high level. In this period, S 3 keeps on and i r keeps decreasing. When i r is below zero, the output of the comparator turns low level, and S 3 is immediately turned off. The time between the falling edge of S 1 and S 3 is also regarded as the phase shift time. Since the circuit parameters are the same, the phase shift time in stage IV is very close to the time in stage II.
Proposed theoretical analysis and calculation of phase-shift time
The current through L r is denoted by i r . The voltage across C r is denoted by V c . The voltage across SLCC is denoted by V r . The relationships of i r , V c and V r are described as:
Fig . 6 . The zero LC current sensing scheme using the sampling resistor R and the comparator
which is a group of differential equations. In stage I, assuming the initial value of i r and V c is zero and V c ð0Þ, respectively, then i r and V c can be calculated as:
i r ðtÞ ¼ ! r C r ½V r À V c ð0Þ sin ! r t ð4Þ V c ðtÞ ¼ V c ð0Þ À ffiffiffiffiffiffiffiffiffi ffi L r C r p ½V r ðtÞ À V c ð0Þ½cos ! r t À 1 ð 5Þ
As the switch duty cycle is 50%, the average value of V c ðtÞ equals to
. In most cases, the ripple of V c ðtÞ is much smaller than V c ðtÞ itself, so the value of V c ðtÞ can be taken as
can be approximated by the same way. V r ðtÞ is expressed by Equation (6):
Then have:
Since the time duration of stage II (phase-shift stage) is very short (typically less than 500 ns), the variance of V c ðtÞ is very small. Therefore, V c can be considered as a constant value to simplify the calculation, and so i r can be approximated to a linear function. V r ðtÞ is zero in stage II. So it can be calculated that:
Then have,
Substitute Equation (7) and (12) into Equation (13) and get:
Since i r ðT SW =2Þ ¼ 0, Equation (14) can be transformed as:
where V 12 denotes (V 1 þ V 2 ) and V 34 denotes (V 3 þ V 4 ). Since f SW is higher than f r , we get:
T S can be derived as the analytical expression in terms of the Kapteyn series [16] :
Where J n ðÃÞ is the Bessel function of the first kind. One solution of the Bessel functions of the first kind was given in 1893 by Kapteyn [17] .
The relationships between T S and the circuit parameters (! r , V 12 -V 34 , L r , C r and T SW ) are analyzed using MATLAB. The simulation results are shown in Fig. 7 to Fig. 10 . In Fig. 7 , assuming
3 uH, and C r ¼ 10 uF, T S is proportional to the difference between V 12 and V 34 , indicating that T S continues to decrease in the equalizing period. When V 12 equals V 34 , T S converges to zero. In Fig. 8 , assuming
74 V, and f SW ¼ 60 kHz, T S decreases from 8 Â 10-7 s to below zero as ! r increases from 0 to 4 Â 105 rad/s. In Fig. 9 , assuming
74 V, and f SW ¼ 60 kHz, the three dimension simulation result shows that T S increases as L r and C r increases, given the condition that fsw is higher than f r . In Fig. 10 , assuming
3 uH, and C r ¼ 10 uF, the simulation result shows that T S increases as T SW increases when f sw is less than 2f r , while T S decreases as T SW increases when f sw is larger than 2f r . 
Experiment results
As shown in Fig. 12 , a hardware prototype of the proposed BBSLCC circuit was developed to verify the theoretical and simulation results. Four Li-ion polymer battery cells (PL-9059156-1C, 10AH, AA Portable Power Corporation) are used in this prototype. The electrical switches are implemented with four super low on- that the initial phase-shift time is around 240 ns, which is close to the simulation result of 280 ns. This phase-shift time gives plenty of time for energy transferring between L r , C r and battery cells. The peak value of the equalizing current i r is around 0.7 A. The battery equalizing process is shown in Fig. 15 . The initial voltage value of the upper battery group (V 1 þ V 2 ) is 8.20 V, and the initial voltage value of the lower battery group (V 3 þ V 4 ) is 7.63 V. It takes nearly seventy minutes for the two battery groups to change to the same voltage level. Finally, the voltages of both 
Conclusion
This paper presents the concept of a battery balancing circuit using the BBSLCC with SPSC. Compared with most balancing circuits, the proposed circuit has three main advantages: (1) It presents the idea of design modularization to make the circuit more flexible for practical industrial applications, i.e. easy add or remove battery cells and balancing circuitry from the string. (2) It saves the cost by reducing the active switch count to almost half of the traditional modularized balancing circuits. (3) It uses an easy-to-implement scheme to control the phaseshift time. As a result, the peak switching current through the capacitor is reduced, the equalizing speed is accelerated compare with the controller without phase-shift function, and the EMI performance is improved.
